Convolution Coder Software Implementation Using VIiterbi Decoding Algorithm
نویسندگان
چکیده
منابع مشابه
FPGA Implementation of Viterbi Algorithm for Decoding of Convolution Codes
Abstract: Convolutional code is a coding scheme used in communication systems including deep space communications and wireless communications. It provides an alternative approach to block codes for transmission over a noisy channel. The block codes can be applied only for the block of data. The Convolutional coding has an advantage over the block codes in that it can be applied to a continuous ...
متن کاملFpga Implementation of a Vedic Convolution Algorithm
In digital signal processing convolution is a fundamental computation that is ubiquitous in many application areas. In order to compute convolution of long sequence, Overlap-Add method (OLA) and Overlap-Save method (OLS) methods are employed. In this paper, block convolution process is proposed using a multiplier architecture based on vertical and crosswise algorithm of Ancient Indian Vedic Mat...
متن کاملIMPLEMENTATION OF LDPC USING MIN - SUM DECODING ALGORITHM Maheshwari
In storage system Low-density parity-check (LDPC) codes are used because the performance of error correction is very close to Shannon limit for large block lengths. In this paper LDPC decoder using min-sum algorithm is proposed. The inter-connect complexity is reduced by restricting the extrinsic message length to 2 bits and also simplifies the check node operation by this decoder. The increase...
متن کاملDesign and Implementation of Analog Viterbi Decoder for Convolution Decoding Applications using 0.18μm Technology
With the continually increasing need for transmission of digital data over noisy channels, need for error control and correction techniques are also raising as well. There are various techniques and methods available for transmission of digital data over noisy channel but Viterbi Decoder is most efficient .It provides better coding gain at lower cost and good performance Convolutional encoding ...
متن کاملAn Fpga Implementation Belief Propagation Decoding Algorithm
Low Density Parity Check (LDPC) codes are one of the best error correcting codes that enable the future generations of wireless devices. In this paper we have presented an FPGA based self error checking & correction system with higher capability. We implemented the error correction algorithms such as belief propagation & bit flip algorithm. The number of error corrected is simulated using Xilin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computer Science
سال: 2008
ISSN: 1549-3636
DOI: 10.3844/jcssp.2008.847.856